



Fig. 1





*Fig. 3A*




Fig. 3B

T06040 "E08TSZ60





Fig. 3C






Fig. 4A

TOP:TOP 008TSZ60




Fig. 4B

C 329

## ENTITY FXUCHK IS

```

  PORT( S_IN      : IN std_ulogic;
        Q_IN      : IN std_ulogic;
        R_IN      : IN std_ulogic;
        clock     : IN std_ulogic;
        fails     : OUT std_ulogic_vector(0 to 1);
        counts    : OUT std_ulogic_vector(0 to 2);
        harvests  : OUT std_ulogic_vector(0 to 1);
);

```

450

452 { --!! BEGIN  
--!! Design Entity: FXU;

453 { --!! Inputs  
--!! S\_IN => B.C.S;  
--!! Q\_IN => A.Q;  
--!! R\_IN => R;  
--!! CLOCK => clock;  
--!! End Inputs

454 { --!! Fail Outputs;  
--!! 0 : "Fail message for failure event 0";  
--!! 1 : "Fail message for failure event 1";  
--!! End Fail Outputs;

451

440

455 { --!! Count Outputs;  
--!! 0 : <event0> clock;  
--!! 1 : <event1> clock;  
--!! 2 : <event2> clock;  
--!! End Count Outputs;

456 { --!! Harvest Outputs;  
--!! 0 : "Message for harvest event 0";  
--!! 1 : "Message for harvest event 1";  
--!! End Harvest Outputs;

457 { --!! End;

## ARCHITECTURE example of FXUCHK IS

BEGIN

... HDL code for entity body section ...

END;

458

Fig. 4C




Fig. 4D

TOP:TOP = 008TSZ60




Fig. 4E

T06040 "E08T5Z60




Fig. 5A





Fig. 5B

Fig. 6A






Fig. 6B




Fig. 7





Fig. 8A  
Prior Art



*Fig. 8B*  
*Prior Art*

ENTITY FSM IS

```
PORT(
    ....ports for entity fsm....  
);
```

ARCHITECTURE FSM OF FSM IS

BEGIN

... HDL code for FSM and rest of the entity ...

fsm\_state(0 to 2) &lt;= ... Signal 801 ...

```
853 { --! Embedded FSM : examplefsm;  
859 { --! clock      : (fsm_clock);  
854 { --! state_vector : (fsm_state(0 to 2));  
855 { --! states      : (S0, S1, S2, S3, S4);  
856 { --! state_encoding : ('000', '001', '010', '011', '100');  
857 { --! arcs        : (S0 => S0, S0 => S1, S0 => S2,  
--!  
--!          (S1 => S2, S1 => S3, S2 => S2,  
--!  
--!          (S2 => S3, S3 => S4, S4 => S0);  
858 { --! End FSM;
```

TO60H0-E087560

END;

*Fig. 8C*





Fig. 9

Fig. 10A

TOP:TOP "E08V5460



<instantiation identifier> . <instrumentation entity name> . <design entity name> . <eventname>  
 1030  
 1032  
 1034  
 1036

Fig. 10B

X1	B3	X	COUNT1	1040
X1.Z	B1	Z	COUNT1	1041
X1.Z	B2	Z	COUNT1	1042
X2	B3	X	COUNT1	1043
X2.Z	B1	Z	COUNT1	1044
X2.Z	B2	Z	COUNT1	1045
Y	B4	Y	COUNT1	1046
Y.Z	B1	Z	COUNT1	1047
Y.Z	B2	Z	COUNT1	1048

Fig. 10C

<instantiation identifier> . <design entity name> . <eventname>  
 1030  
 1034  
 1036

Fig. 10D

四庫全書




Fig. 11A

--!! Inputs  
--!! event\_1108\_in <= C.[B2.count.event\_1108]; ~~~~~1161  
--!! event\_1124\_in <= A.B.[B1.count.event\_1124]; ~~~~~1162  
--!! End Inputs  
1163 } 1165 }  
1164 } 1166 }

*Fig. 11B*

T0604h03-E08T5Z60

--!! Inputs  
--!! event\_1108\_in <= C.[count.event\_1108]; ~~~~~1171  
--!! event\_1124\_in <= B.[count.event\_1124]; ~~~~~1172  
--!! End Inputs

*Fig. 11C*

Fig. 12A





Fig. 12B



*Fig. 13A*

卷之三




Fig. 13B

```

ENTITY OVR IS
  PORT(  R_IN       :  IN std_ulogic_vector(0 .. 4);
        :
        :
        ... other ports as required ...
        :
        :
        R_OV      :  OUT std_ulogic_vector(0 .. 4);
        RT       :  OUT std_ulogic
  );
--!! BEGIN
--!! Design Entity: FOO;
--!! Inputs (0 to 4)
--!! R_IN => {R(0 .. 4)}; ~~~~~ 1360
--!! :
--!! :
--!! other ports as needed ...
--!! :
--!! End Inputs
--!! Outputs
--!! <R_OVERRIDE> : R_OV(0 .. 4) => R(0 .. 4) [RT];
--!! End Outputs
--!! End

1356 { ARCHITECTURE example of OVR IS
  BEGIN
    :
    :
    ... HDL code for entity body section ...
  END;
1358 }
1359 }
1360 }
1361 }
1362 }
1363 }
1364 }
1365 }
1366 }
1367 }
1368 }
1369 }
1370 }
1371 }
1372 }
1373 }
1374 }
1375 }
1376 }
1377 }
1378 }
1379 }
1380 }
1381 }
1382 }
1383 }
1384 }
1385 }
1386 }
1387 }
1388 }
1389 }
1390 }
1391 }
1392 }
1393 }
1394 }
1395 }
1396 }
1397 }
1398 }
1399 }
1400 }
1401 }
1402 }
1403 }
1404 }
1405 }
1406 }
1407 }
1408 }
1409 }
1410 }
1411 }
1412 }
1413 }
1414 }
1415 }
1416 }
1417 }
1418 }
1419 }
1420 }
1421 }
1422 }
1423 }
1424 }
1425 }
1426 }
1427 }
1428 }
1429 }
1430 }
1431 }
1432 }
1433 }
1434 }
1435 }
1436 }
1437 }
1438 }
1439 }
1440 }
1441 }
1442 }
1443 }
1444 }
1445 }
1446 }
1447 }
1448 }
1449 }
1450 }
1451 }
1452 }
1453 }
1454 }
1455 }
1456 }
1457 }
1458 }
1459 }
1460 }
1461 }
1462 }
1463 }
1464 }
1465 }
1466 }
1467 }
1468 }
1469 }
1470 }
1471 }
1472 }
1473 }
1474 }
1475 }
1476 }
1477 }
1478 }
1479 }
1480 }
1481 }
1482 }
1483 }
1484 }
1485 }
1486 }
1487 }
1488 }
1489 }
1490 }
1491 }
1492 }
1493 }
1494 }
1495 }
1496 }
1497 }
1498 }
1499 }
1500 }
1501 }
1502 }
1503 }
1504 }
1505 }
1506 }
1507 }
1508 }
1509 }
1510 }
1511 }
1512 }
1513 }
1514 }
1515 }
1516 }
1517 }
1518 }
1519 }
1520 }
1521 }
1522 }
1523 }
1524 }
1525 }
1526 }
1527 }
1528 }
1529 }
1530 }
1531 }
1532 }
1533 }
1534 }
1535 }
1536 }
1537 }
1538 }
1539 }
1540 }
1541 }
1542 }
1543 }
1544 }
1545 }
1546 }
1547 }
1548 }
1549 }
1550 }
1551 }
1552 }
1553 }
1554 }
1555 }
1556 }
1557 }
1558 }
1559 }
1560 }
1561 }
1562 }
1563 }
1564 }
1565 }
1566 }
1567 }
1568 }
1569 }
1570 }
1571 }
1572 }
1573 }
1574 }
1575 }
1576 }
1577 }
1578 }
1579 }
1580 }
1581 }
1582 }
1583 }
1584 }
1585 }
1586 }
1587 }
1588 }
1589 }
1590 }
1591 }
1592 }
1593 }
1594 }
1595 }
1596 }
1597 }
1598 }
1599 }
1599 }
```

Fig. 13C

## ENTITY FOO IS

```
PORT( :  
      :  
      :  
    );
```

## ARCHITECTURE example of FOO IS

## BEGIN

R <= .....

```

1380 { --!! R_IN <= {R};
        --!! R_OV(0 to 4) <= .....;
        --!! RT <= .....;
        --!! [override, R_OVERRIDE, R(0 .. 4), RT] <= R_OV(0 to 4);
}
      1381
      1382
      1383
      1384

```

Fig. 13D